1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
|
// SPDX-License-Identifier: GPL-2.0
#include <elf.h>
#include <errno.h>
#include <string.h>
#include "dwarf-regs.h"
#include "perf_regs.h"
#include "util/sample.h"
#include "debug.h"
int perf_sdt_arg_parse_op(uint16_t e_machine, char *old_op, char **new_op)
{
int ret = SDT_ARG_SKIP;
switch (e_machine) {
case EM_AARCH64:
ret = __perf_sdt_arg_parse_op_arm64(old_op, new_op);
break;
case EM_PPC:
case EM_PPC64:
ret = __perf_sdt_arg_parse_op_powerpc(old_op, new_op);
break;
case EM_386:
case EM_X86_64:
ret = __perf_sdt_arg_parse_op_x86(old_op, new_op);
break;
default:
pr_debug("Unknown ELF machine %d, standard arguments parse will be skipped.\n",
e_machine);
break;
}
return ret;
}
uint64_t perf_intr_reg_mask(uint16_t e_machine)
{
uint64_t mask = 0;
switch (e_machine) {
case EM_ARM:
mask = __perf_reg_mask_arm(/*intr=*/true);
break;
case EM_AARCH64:
mask = __perf_reg_mask_arm64(/*intr=*/true);
break;
case EM_CSKY:
mask = __perf_reg_mask_csky(/*intr=*/true);
break;
case EM_LOONGARCH:
mask = __perf_reg_mask_loongarch(/*intr=*/true);
break;
case EM_MIPS:
mask = __perf_reg_mask_mips(/*intr=*/true);
break;
case EM_PPC:
case EM_PPC64:
mask = __perf_reg_mask_powerpc(/*intr=*/true);
break;
case EM_RISCV:
mask = __perf_reg_mask_riscv(/*intr=*/true);
break;
case EM_S390:
mask = __perf_reg_mask_s390(/*intr=*/true);
break;
case EM_386:
case EM_X86_64:
mask = __perf_reg_mask_x86(/*intr=*/true);
break;
default:
pr_debug("Unknown ELF machine %d, interrupt sampling register mask will be empty.\n",
e_machine);
break;
}
return mask;
}
uint64_t perf_user_reg_mask(uint16_t e_machine)
{
uint64_t mask = 0;
switch (e_machine) {
case EM_ARM:
mask = __perf_reg_mask_arm(/*intr=*/false);
break;
case EM_AARCH64:
mask = __perf_reg_mask_arm64(/*intr=*/false);
break;
case EM_CSKY:
mask = __perf_reg_mask_csky(/*intr=*/false);
break;
case EM_LOONGARCH:
mask = __perf_reg_mask_loongarch(/*intr=*/false);
break;
case EM_MIPS:
mask = __perf_reg_mask_mips(/*intr=*/false);
break;
case EM_PPC:
case EM_PPC64:
mask = __perf_reg_mask_powerpc(/*intr=*/false);
break;
case EM_RISCV:
mask = __perf_reg_mask_riscv(/*intr=*/false);
break;
case EM_S390:
mask = __perf_reg_mask_s390(/*intr=*/false);
break;
case EM_386:
case EM_X86_64:
mask = __perf_reg_mask_x86(/*intr=*/false);
break;
default:
pr_debug("Unknown ELF machine %d, user sampling register mask will be empty.\n",
e_machine);
break;
}
return mask;
}
const char *perf_reg_name(int id, uint16_t e_machine, uint32_t e_flags)
{
const char *reg_name = NULL;
switch (e_machine) {
case EM_ARM:
reg_name = __perf_reg_name_arm(id);
break;
case EM_AARCH64:
reg_name = __perf_reg_name_arm64(id);
break;
case EM_CSKY:
reg_name = __perf_reg_name_csky(id, e_flags);
break;
case EM_LOONGARCH:
reg_name = __perf_reg_name_loongarch(id);
break;
case EM_MIPS:
reg_name = __perf_reg_name_mips(id);
break;
case EM_PPC:
case EM_PPC64:
reg_name = __perf_reg_name_powerpc(id);
break;
case EM_RISCV:
reg_name = __perf_reg_name_riscv(id);
break;
case EM_S390:
reg_name = __perf_reg_name_s390(id);
break;
case EM_386:
case EM_X86_64:
reg_name = __perf_reg_name_x86(id);
break;
default:
break;
}
if (reg_name)
return reg_name;
pr_debug("Failed to find register %d for ELF machine type %u\n", id, e_machine);
return "unknown";
}
int perf_reg_value(u64 *valp, struct regs_dump *regs, int id)
{
int i, idx = 0;
u64 mask = regs->mask;
if ((u64)id >= PERF_SAMPLE_REGS_CACHE_SIZE)
return -EINVAL;
if (regs->cache_mask & (1ULL << id))
goto out;
if (!(mask & (1ULL << id)))
return -EINVAL;
for (i = 0; i < id; i++) {
if (mask & (1ULL << i))
idx++;
}
regs->cache_mask |= (1ULL << id);
regs->cache_regs[id] = regs->regs[idx];
out:
*valp = regs->cache_regs[id];
return 0;
}
uint64_t perf_arch_reg_ip(uint16_t e_machine)
{
switch (e_machine) {
case EM_ARM:
return __perf_reg_ip_arm();
case EM_AARCH64:
return __perf_reg_ip_arm64();
case EM_CSKY:
return __perf_reg_ip_csky();
case EM_LOONGARCH:
return __perf_reg_ip_loongarch();
case EM_MIPS:
return __perf_reg_ip_mips();
case EM_PPC:
case EM_PPC64:
return __perf_reg_ip_powerpc();
case EM_RISCV:
return __perf_reg_ip_riscv();
case EM_S390:
return __perf_reg_ip_s390();
case EM_386:
case EM_X86_64:
return __perf_reg_ip_x86();
default:
pr_err("Failed to find IP register for ELF machine type %u\n", e_machine);
return 0;
}
}
uint64_t perf_arch_reg_sp(uint16_t e_machine)
{
switch (e_machine) {
case EM_ARM:
return __perf_reg_sp_arm();
case EM_AARCH64:
return __perf_reg_sp_arm64();
case EM_CSKY:
return __perf_reg_sp_csky();
case EM_LOONGARCH:
return __perf_reg_sp_loongarch();
case EM_MIPS:
return __perf_reg_sp_mips();
case EM_PPC:
case EM_PPC64:
return __perf_reg_sp_powerpc();
case EM_RISCV:
return __perf_reg_sp_riscv();
case EM_S390:
return __perf_reg_sp_s390();
case EM_386:
case EM_X86_64:
return __perf_reg_sp_x86();
default:
pr_err("Failed to find SP register for ELF machine type %u\n", e_machine);
return 0;
}
}
|
