summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_lt_phy.c
AgeCommit message (Expand)Author
2026-01-05drm/i915/ltphy: Provide protection against unsupported modesSuraj Kandpal
2026-01-05drm/i915/ltphy: Compare only certain fields in state verify functionSuraj Kandpal
2026-01-05drm/i915/ltphy: Remove state verification for LT PHY fieldsSuraj Kandpal
2025-12-01drm/i915/power: convert intel_wakeref_t to struct ref_tracker *Jani Nikula
2025-11-19drm/i915/cx0: Add MTL+ .enable_clock/.disable clock hooks on DDIMika Kahola
2025-11-13drm/i915/ltphy: include intel_display_utils.h instead of i915_utils.hJani Nikula
2025-11-11drm/i915/de: Use intel_de_wait_for_{set,clear}_ms()Ville Syrjälä
2025-11-11drm/i915/de: Use intel_de_wait_for_{set,clear}_us()Ville Syrjälä
2025-11-11drm/i915/de: Use intel_de_wait_ms() for the obvious casesVille Syrjälä
2025-11-11drm/i915/de: Use intel_de_wait_us()Ville Syrjälä
2025-11-11drm/i915/de: Include units in intel_de_wait*() function namesVille Syrjälä
2025-11-10drm/i915/ltphy: Return lowest portclock for HDMI from reverse algorithmSuraj Kandpal
2025-11-10drm/i915/ltphy: Implement HDMI Algo for Pll stateSuraj Kandpal
2025-11-07drm/i915/ltphy: Nuke bogus weird timeoutsVille Syrjälä
2025-11-07drm/i915/cx0: s/XELPDP_MSGBUS_TIMEOUT_SLOW/XELPDP_MSGBUS_TIMEOUT_MS/Ville Syrjälä
2025-11-07drm/i915/ltphy: Nuke extraneous timeout debugsVille Syrjälä
2025-11-01drm/i915/ltphy: Modify the step that need to be skippedSuraj Kandpal
2025-11-01drm/i915/ltphy: Define LT PHY PLL state verify functionSuraj Kandpal
2025-11-01drm/i915/ltphy: Define function to readout LT Phy PLL stateSuraj Kandpal
2025-11-01drm/i915/ltphy: Define the LT Phy state compare functionSuraj Kandpal
2025-11-01drm/i915/ltphy: Enable/Disable Tx after Non TBT Enable sequenceSuraj Kandpal
2025-11-01drm/i915/ltphy: Program LT Phy Voltage SwingSuraj Kandpal
2025-11-01drm/i915/ltphy: Hook up LT Phy Enable & Disable sequencesSuraj Kandpal
2025-11-01drm/i915/ltphy: Program LT Phy Non-TBT PLL disable sequenceSuraj Kandpal
2025-11-01drm/i915/ltphy: Program the rest of the LT Phy Enable sequenceSuraj Kandpal
2025-11-01drm/i915/ltphy: Program the rest of the PORT_CLOCK_CTL stepsSuraj Kandpal
2025-11-01drm/i915/ltphy: Program the P2P Transaction flow for LT PhySuraj Kandpal
2025-11-01drm/i915/ltphy: Add function to calculate LT PHY port clockSuraj Kandpal
2025-11-01drm/i915/ltphy: Enable SSC during port clock programmingSuraj Kandpal
2025-11-01drm/i915/ltphy: Update the ltpll config table value for eDPSuraj Kandpal
2025-11-01drm/i915/ltphy: Program the VDR PLL registers for LT PHYSuraj Kandpal
2025-11-01drm/i915/ltphy: Add LT Phy Programming recipe tablesSuraj Kandpal
2025-11-01drm/i915/ltphy: Read PHY_VDR_0_CONFIG registerSuraj Kandpal
2025-11-01drm/i915/ltphy: Add a wrapper for LT Phy powerdown change sequenceSuraj Kandpal
2025-11-01drm/i915/ltphy: Program sequence for PORT_CLOCK_CTL for LT PhySuraj Kandpal
2025-11-01drm/i915/ltphy: Phy lane reset for LT PhySuraj Kandpal
generated by cgit v1.2.3 (git 2.46.0) at 2026-04-06 04:08:46 +0000