1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
#include <cstdint>
#include <arch/x86_64/interrupts/idt.hpp>
#include <etc/logging.hpp>
#include <arch/x86_64/cpu/data.hpp>
#include <generic/locks/spinlock.hpp>
#include <etc/bootloaderinfo.hpp>
#include <arch/x86_64/scheduling.hpp>
#include <generic/mm/paging.hpp>
typedef struct stackframe {
struct stackframe* rbp;
uint64_t rip;
} __attribute__((packed)) stackframe_t;
void panic(int_frame_t* ctx, const char* msg) {
memory::paging::enablekernel();
arch::x86_64::process_t* proc = arch::x86_64::cpu::data()->temp.proc;
if(proc) {
uint64_t cr2;
asm volatile("mov %%cr2, %0" : "=r"(cr2) : : "memory");
Log::SerialDisplay(LEVEL_MESSAGE_FAIL,"process %d fired cpu exception with vec %d, rip 0x%p, cr2 0x%p, error code 0x%p\n",proc->id,ctx->vec,ctx->rip,cr2,ctx->err_code);
arch::x86_64::scheduling::kill(proc);
schedulingSchedule(0);
}
extern locks::spinlock log_lock;
log_lock.unlock();
uint64_t cr2;
asm volatile("mov %%cr2, %0" : "=r"(cr2) : : "memory");
Log::Display(LEVEL_MESSAGE_FAIL,"Got exception \"%s\" with rip 0x%p, vec %d, cr2 0x%p and error code 0x%p \n",msg,ctx->rip,ctx->vec,cr2,ctx->err_code);
asm volatile("hlt");
}
extern "C" void CPUKernelPanic(int_frame_t* ctx) {
panic(ctx,"CPU Exception");
}
|
